riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

cxxrtl: treat assignable internal wires used only for debug as locals. 

This issue was introduced in commit 4aa65f40 while fixing #2739.

Fixes #2882.
This commit is contained in:
whitequark 2021-07-20 10:10:42 +00:00
parent c2afcbe78d
commit 225af830c1
1 changed files with 12 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
backends/cxxrtl/cxxrtl_backend.cc
View File

@ -2879,17 +2879,19 @@ struct CxxrtlWorker {
default: continue;
}
debug_live_nodes.erase(node);
} else if (wire_type.is_local()) {
debug_wire_type = {WireType::LOCAL}; // wire not inlinable
} else if (wire_type.type == WireType::UNUSED) {
if (wire_init.count(wire)) {
debug_wire_type = {WireType::CONST, wire_init.at(wire)};
} else {
debug_wire_type = {WireType::CONST, RTLIL::SigSpec(RTLIL::S0, wire->width)};
} // wire never modified
} else if (wire_type.is_member() || wire_type.is_local()) {
debug_wire_type = wire_type; // wire not inlinable
} else {
log_assert(wire_type.is_member());
debug_wire_type = wire_type; // wire is a member
log_assert(wire_type.type == WireType::UNUSED);
if (flow.wire_comb_defs[wire].size() == 0) {
if (wire_init.count(wire)) { // wire never modified
debug_wire_type = {WireType::CONST, wire_init.at(wire)};
} else {
debug_wire_type = {WireType::CONST, RTLIL::SigSpec(RTLIL::S0, wire->width)};
}
} else {
debug_wire_type = {WireType::LOCAL}; // wire used only for debug
}
}
}