riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add non-input bits driven by unrecognised cells as ci_bits

This commit is contained in:
Eddie Hung 2019-04-10 18:06:33 -07:00
parent 1a49cf29d8
commit 2217d59e29
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
backends/aiger/xaiger.cc
View File

@ -229,7 +229,7 @@ struct XAigerWriter
}
if (is_output) {
SigBit O = sigmap(b);
if (!input_bits.count(O) && !output_bits.count(O))
if (!input_bits.count(O))
ci_bits.insert(O);
}
}