riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

check: Omit private wires in loop report

This commit is contained in:
Martin Povišer 2024-03-04 11:47:01 +01:00
parent 5924d97381
commit 206d894c56
1 changed files with 8 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
passes/cmds/check.cc
View File

@ -338,12 +338,15 @@ struct CheckPass : public Pass {
MatchingEdgePrinter printer(message, sigmap, prev, bit); MatchingEdgePrinter printer(message, sigmap, prev, bit);
printer.add_edges_from_cell(driver); printer.add_edges_from_cell(driver);
if (wire->name.isPublic()) {
std::string wire_src; std::string wire_src;
if (wire->has_attribute(ID::src)) { if (wire->has_attribute(ID::src)) {
std::string src_attr = wire->get_src_attribute(); std::string src_attr = wire->get_src_attribute();
wire_src = stringf(" source: %s", src_attr.c_str()); wire_src = stringf(" source: %s", src_attr.c_str());
} }
message += stringf(" wire %s%s\n", log_signal(SigBit(wire, pair.second)), wire_src.c_str()); message += stringf(" wire %s%s\n", log_signal(SigBit(wire, pair.second)), wire_src.c_str());
}
prev = bit; prev = bit;
} }
log_warning("%s", message.c_str()); log_warning("%s", message.c_str());