riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Hotfix in AIGER witness reader state machine 

Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
This commit is contained in:
Claire Xenia Wolf 2022-02-28 10:41:44 +01:00
parent 9571acc0bf
commit 1fd3a642c9
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
passes/sat/sim.cc
View File

@ -1225,6 +1225,7 @@ struct SimWorker : SimShared
case 2: case 2:
write_output_header(); write_output_header();
top->setState(latches, line); top->setState(latches, line);
state = 3;
break; break;
default: default:
if (cycle) { if (cycle) {