mirror of https://github.com/YosysHQ/yosys.git
Also update Makefile.inc
This commit is contained in:
parent
4fb9ccfcd8
commit
1eade06671
|
@ -28,9 +28,9 @@ $(eval $(call add_share_file,share/ice40,techlibs/ice40/cells_sim.v))
|
||||||
$(eval $(call add_share_file,share/ice40,techlibs/ice40/latches_map.v))
|
$(eval $(call add_share_file,share/ice40,techlibs/ice40/latches_map.v))
|
||||||
$(eval $(call add_share_file,share/ice40,techlibs/ice40/brams.txt))
|
$(eval $(call add_share_file,share/ice40,techlibs/ice40/brams.txt))
|
||||||
$(eval $(call add_share_file,share/ice40,techlibs/ice40/brams_map.v))
|
$(eval $(call add_share_file,share/ice40,techlibs/ice40/brams_map.v))
|
||||||
$(eval $(call add_share_file,share/ice40,techlibs/ice40/cells.box))
|
$(eval $(call add_share_file,share/ice40,techlibs/ice40/abc.box))
|
||||||
$(eval $(call add_share_file,share/ice40,techlibs/ice40/cells_box.v))
|
$(eval $(call add_share_file,share/ice40,techlibs/ice40/abc.v))
|
||||||
$(eval $(call add_share_file,share/ice40,techlibs/ice40/lut.lut))
|
$(eval $(call add_share_file,share/ice40,techlibs/ice40/abc.lut))
|
||||||
|
|
||||||
$(eval $(call add_gen_share_file,share/ice40,techlibs/ice40/brams_init1.vh))
|
$(eval $(call add_gen_share_file,share/ice40,techlibs/ice40/brams_init1.vh))
|
||||||
$(eval $(call add_gen_share_file,share/ice40,techlibs/ice40/brams_init2.vh))
|
$(eval $(call add_gen_share_file,share/ice40,techlibs/ice40/brams_init2.vh))
|
||||||
|
|
Loading…
Reference in New Issue