riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

+/xilinx/arith_map.v fix $lcu rule

This commit is contained in:
Eddie Hung 2020-01-17 11:14:19 -08:00
parent 2bda51ac34
commit 1e6d56dca1
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
techlibs/xilinx/arith_map.v
View File

@ -53,9 +53,9 @@ module _80_xilinx_lcu (P, G, CI, CO);
( (
.CYINIT(CI), .CYINIT(CI),
.CI (1'd0), .CI (1'd0),
.DI (G [(Y_WIDTH - 1):i*4]), .DI (G [(WIDTH - 1):i*4]),
.S (S [(Y_WIDTH - 1):i*4]), .S (S [(WIDTH - 1):i*4]),
.CO (CO[(Y_WIDTH - 1):i*4]), .CO (CO[(WIDTH - 1):i*4]),
); );
// Another one // Another one
end else begin end else begin
@ -63,9 +63,9 @@ module _80_xilinx_lcu (P, G, CI, CO);
( (
.CYINIT(1'd0), .CYINIT(1'd0),
.CI (C [i*4 - 1]), .CI (C [i*4 - 1]),
.DI (G [(Y_WIDTH - 1):i*4]), .DI (G [(WIDTH - 1):i*4]),
.S (S [(Y_WIDTH - 1):i*4]), .S (S [(WIDTH - 1):i*4]),
.CO (CO[(Y_WIDTH - 1):i*4]), .CO (CO[(WIDTH - 1):i*4]),
); );
end end