riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed typo in last commit

This commit is contained in:
Andrew Zonenberg 2016-10-18 20:46:49 -07:00
parent e78fa157a3
commit 1cca1563c6
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/greenpak4/cells_sim.v
View File

@ -308,7 +308,7 @@ endmodule
module GP_PGEN(input wire nRST, input wire CLK, output reg OUT); module GP_PGEN(input wire nRST, input wire CLK, output reg OUT);
initial OUT = 0; initial OUT = 0;
parameter PATTERN_DATA = 16'h0; parameter PATTERN_DATA = 16'h0;
parameter PATTERN_LEN = 4'd16; parameter PATTERN_LEN = 5'd16;
reg[3:0] count = 0; reg[3:0] count = 0;
always @(posedge CLK) begin always @(posedge CLK) begin