riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Define YOSYS and SYNTHESIS in preproc

This commit is contained in:
Clifford Wolf 2015-01-02 17:11:54 +01:00
parent 474831643c
commit 1bd67d792e
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
frontends/verilog/preproc.cc
View File

@ -221,7 +221,8 @@ std::string frontend_verilog_preproc(std::istream &f, std::string filename, cons
input_buffer_charp = 0;
input_file(f, filename);
defines_map["__YOSYS__"] = "1";
defines_map["YOSYS"] = "1";
defines_map["SYNTHESIS"] = "1";
while (!input_buffer.empty())
{