riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

fmt: function name typo

This commit is contained in:
Charlotte 2023-06-28 11:51:15 +10:00 committed by Marcelina Kościelnicka
parent 2d7b8f71cc
commit 1a222cb163
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
kernel/fmt.cc
View File

@ -214,7 +214,7 @@ void Fmt::emit_rtlil(RTLIL::Cell *cell) const {
cell->setPort(ID(ARGS), args); cell->setPort(ID(ARGS), args);
} }
static size_t compute_requried_decimal_places(size_t size, bool signed_) static size_t compute_required_decimal_places(size_t size, bool signed_)
{ {
BigUnsigned max; BigUnsigned max;
if (!signed_) if (!signed_)
@ -234,7 +234,7 @@ static size_t compute_requried_decimal_places(size_t size, bool signed_)
static void apply_verilog_automatic_sizing(FmtPart &part) static void apply_verilog_automatic_sizing(FmtPart &part)
{ {
if (part.base == 10) { if (part.base == 10) {
size_t places = compute_requried_decimal_places(part.sig.size(), part.signed_); size_t places = compute_required_decimal_places(part.sig.size(), part.signed_);
part.padding = ' '; part.padding = ' ';
part.width = std::max(part.width, places); part.width = std::max(part.width, places);
} else { } else {