riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix scope

This commit is contained in:
Miodrag Milanovic 2022-01-31 08:56:29 +01:00
parent f04d1398e5
commit 190e44f0da
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/sat/sim.cc
View File

@ -194,7 +194,7 @@ struct SimInstance
Module *mod = module->design->module(cell->type); Module *mod = module->design->module(cell->type);
if (mod != nullptr) { if (mod != nullptr) {
dirty_children.insert(new SimInstance(shared, scope + "." + RTLIL::unescape_id(module->name), mod, cell, this)); dirty_children.insert(new SimInstance(shared, scope + "." + RTLIL::unescape_id(cell->name), mod, cell, this));
} }
for (auto &port : cell->connections()) { for (auto &port : cell->connections()) {