riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

FDCE_1 does not have IS_CLR_INVERTED

This commit is contained in:
Eddie Hung 2019-09-29 11:25:34 -07:00
parent 5a4011e8c9
commit 18ebb86edb
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/xilinx/cells_sim.v
View File

@ -408,7 +408,7 @@ module FDCE_1 (
always @* Q = \$nextQ ; always @* Q = \$nextQ ;
`else `else
assign \$currQ = Q; assign \$currQ = Q;
always @(negedge C, posedge CLR) if (CLR == !IS_CLR_INVERTED) Q <= 1'b0; else Q <= \$nextQ ; always @(negedge C, posedge CLR) if (CLR) Q <= 1'b0; else Q <= \$nextQ ;
`endif `endif
endmodule endmodule