riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Minor bugfix in submod

This commit is contained in:
Clifford Wolf 2016-11-09 13:13:26 +01:00
parent 617693e691
commit 1827a48964
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
passes/hierarchy/submod.cc
View File

@ -169,6 +169,7 @@ struct SubmodWorker
}
new_mod->fixup_ports();
ct.setup_module(new_mod);
for (RTLIL::Cell *cell : submod.cells) {
RTLIL::Cell *new_cell = new_mod->addCell(cell->name, cell);