riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Also merge $equiv cells in equiv_struct

This commit is contained in:
Clifford Wolf 2015-10-23 15:26:58 +02:00
parent d19069b0fb
commit 15a67392f1
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
passes/equiv/equiv_struct.cc
View File

@ -119,6 +119,7 @@ struct EquivStructWorker
for (auto cell : module->selected_cells())
if (cell->type == "$equiv") {
equiv_bits.add(sigmap(cell->getPort("\\A")), sigmap(cell->getPort("\\B")));
cells_by_type[cell->type].insert(cell->name);
} else
if (module->design->selected(module, cell)) {
if (mode_icells || module->design->module(cell->type))