riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Re-enabled assert for new logic loops in "share" pass

This commit is contained in:
Clifford Wolf 2014-09-21 19:44:08 +02:00
parent 96e821dc6c
commit 13117bb346
1 changed files with 1 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
passes/opt/share.cc
View File

@ -1055,10 +1055,7 @@ struct ShareWorker
log_assert(recursion_state.empty()); log_assert(recursion_state.empty());
bool after_scc = before_scc || module_has_scc(); bool after_scc = before_scc || module_has_scc();
if (before_scc != after_scc) log_assert(before_scc == after_scc);
log("Warning: introduced topological logic loops!\n");
// Pass::call_on_module(design, module, "scc;; show");
// log_assert(before_scc == after_scc);
} }
}; };