riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

opt_mem_priority: Fix non-ascii char in help message. 

This is a fixed version of #3072.
This commit is contained in:
Marcelina Kościelnicka 2021-12-08 23:23:03 +01:00
parent d186ea7a2d
commit 1184a7f3b4
2 changed files with 2 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
manual/command-reference-manual.tex
View File

@ -3163,7 +3163,7 @@ for removal of the read port.
opt_mem_priority [selection]
This pass detects cases where one memory write port has priority over another
even though they can never collide with each other — ie. there can never be
even though they can never collide with each other -- ie. there can never be
a situation where a given memory bit is written by both ports at the same
time, for example because of always-different addresses, or mutually exclusive
enable signals. In such cases, the priority relation is removed.
@ -3661,11 +3661,6 @@ Additional -D<macro>[=<value>] options may be added after the option indicating
the language version (and before file names) to set additional verilog defines.
read {-vhdl87|-vhdl93|-vhdl2k|-vhdl2008|-vhdl} <vhdl-file>..
Load the specified VHDL files. (Requires Verific.)
read {-f|-F} <command-file>
Load and execute the specified command file. (Requires Verific.)
@ -7480,11 +7475,6 @@ The macros SYNTHESIS and VERIFIC are defined implicitly.
Like -sv, but define FORMAL instead of SYNTHESIS.
verific {-vhdl87|-vhdl93|-vhdl2k|-vhdl2008|-vhdl} <vhdl-file>..
Load the specified VHDL files into Verific.
verific {-f|-F} <command-file>
Load and execute the specified command file.

2
passes/opt/opt_mem_priority.cc
View File

@ -34,7 +34,7 @@ struct OptMemPriorityPass : public Pass {
log(" opt_mem_priority [selection]\n");
log("\n");
log("This pass detects cases where one memory write port has priority over another\n");
log("even though they can never collide with each other — ie. there can never be\n");
log("even though they can never collide with each other -- ie. there can never be\n");
log("a situation where a given memory bit is written by both ports at the same\n");
log("time, for example because of always-different addresses, or mutually exclusive\n");
log("enable signals. In such cases, the priority relation is removed.\n");