riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed temp net name generation in rtlil process generator for abbreviated name matching

This commit is contained in:
Clifford Wolf 2013-11-28 21:47:08 +01:00
parent c60aaf8fa3
commit 10aa08dca1
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
frontends/ast/genrtlil.cc
View File

@ -361,6 +361,8 @@ struct AST_INTERNAL::ProcessGenerator
do { do {
wire->name = stringf("$%d%s[%d:%d]", new_temp_count[chunk.wire]++, wire->name = stringf("$%d%s[%d:%d]", new_temp_count[chunk.wire]++,
chunk.wire->name.c_str(), chunk.width+chunk.offset-1, chunk.offset);; chunk.wire->name.c_str(), chunk.width+chunk.offset-1, chunk.offset);;
if (chunk.wire->name.find('$') != std::string::npos)
wire->name += stringf("$%d", RTLIL::autoidx++);
} while (current_module->wires.count(wire->name) > 0); } while (current_module->wires.count(wire->name) > 0);
wire->width = chunk.width; wire->width = chunk.width;
current_module->wires[wire->name] = wire; current_module->wires[wire->name] = wire;