riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added placeholder check to dfflibmap and cleaned up some other placeholder checks

This commit is contained in:
Clifford Wolf 2013-10-31 12:27:07 +01:00
parent 961eaa0077
commit 0efe16f118
3 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
backends/blif/blif.cc
View File

@ -298,7 +298,7 @@ struct BlifBackend : public Backend {
for (auto module_it : design->modules)
{
RTLIL::Module *module = module_it.second;
if ((module->get_bool_attribute("\\placeholder")) > 0)
if (module->get_bool_attribute("\\placeholder"))
continue;
if (module->processes.size() != 0)

4
passes/cmds/show.cc
View File

@ -477,7 +477,7 @@ struct ShowWorker
if (!design->selected_module(module->name))
continue;
if (design->selected_whole_module(module->name)) {
if (module->get_bool_attribute("\\placeholder") > 0) {
if (module->get_bool_attribute("\\placeholder")) {
log("Skipping placeholder module %s.\n", id2cstr(module->name));
continue;
} else
@ -617,7 +617,7 @@ struct ShowPass : public Pass {
if (format != "ps") {
int modcount = 0;
for (auto &mod_it : design->modules) {
if (mod_it.second->get_bool_attribute("\\placeholder") > 0)
if (mod_it.second->get_bool_attribute("\\placeholder"))
continue;
if (mod_it.second->cells.empty() && mod_it.second->connections.empty())
continue;

2
passes/techmap/dfflibmap.cc
View File

@ -498,7 +498,7 @@ struct DfflibmapPass : public Pass {
logmap_all();
for (auto &it : design->modules)
if (design->selected(it.second))
if (design->selected(it.second) && !it.second->get_bool_attribute("\\placeholder"))
dfflibmap(design, it.second);
cell_mappings.clear();