riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Clamp -46ps for FDPE* too

This commit is contained in:
Eddie Hung 2020-01-01 08:39:00 -08:00
parent 11577b46fc
commit 0e95756e96
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
techlibs/xilinx/abc9_xc7.box
View File

@ -114,14 +114,14 @@ FDCE_1 1105 1 5 1
FDPE 1106 1 5 1 FDPE 1106 1 5 1
#C CE D PRE $abc9_currQ #C CE D PRE $abc9_currQ
#0 109 -46 764 0 #0 109 -46 764 0
0 109 -46 764 0 # Q (-46ps Tsu clamped to 0) 0 109 0 764 0 # Q (-46ps Tsu clamped to 0)
# Box 1107 : FDPE_1 # Box 1107 : FDPE_1
# name ID w/b ins outs # name ID w/b ins outs
FDPE_1 1107 1 5 1 FDPE_1 1107 1 5 1
#C CE D PRE $abc9_currQ #C CE D PRE $abc9_currQ
#0 109 -46 764 0 #0 109 -46 764 0
0 109 -46 764 0 # Q (-46ps Tsu clamped to 0) 0 109 0 764 0 # Q (-46ps Tsu clamped to 0)
# Box 2000 : $__ABC9_LUT6 # Box 2000 : $__ABC9_LUT6
# (private cell to emulate async behaviour of LUTRAMs) # (private cell to emulate async behaviour of LUTRAMs)