riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add additional help

This commit is contained in:
Miodrag Milanovic 2021-07-05 09:16:54 +02:00
parent c0d8da20d5
commit 0dbb05a75e
1 changed files with 22 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
frontends/verific/verific.cc
View File

@ -2088,6 +2088,27 @@ struct VerificPass : public Pass {
log("\n");
log("Load and execute the specified command file.\n");
log("\n");
log("Command file parser supports following commands:\n");
log(" +define - defines macro\n");
log(" -u - upper case all identifier (makes Verilog parser case insensitive)\n");
log(" -v - register library name (file)\n");
log(" -y - register library name (directory)\n");
log(" +incdir - specify include dir\n");
log(" +libext - specify library extension\n");
log(" +liborder - add library in ordered list\n");
log(" +librescan - unresolved modules will be always searched starting with the first\n");
log(" library specified by -y/-v options.\n");
log(" -f/-file - nested -f option\n");
log(" -F - nested -F option\n");
log("\n");
log(" parse mode:\n");
log(" -ams\n");
log(" +systemverilogext\n");
log(" +v2k\n");
log(" +verilog1995ext\n");
log(" +verilog2001ext\n");
log(" -sverilog\n");
log("\n");
log("\n");
log(" verific [-work <libname>] {-sv|-vhdl|...} <hdl-file>\n");
log("\n");
@ -2990,6 +3011,7 @@ struct ReadPass : public Pass {
log(" read {-f|-F} <command-file>\n");
log("\n");
log("Load and execute the specified command file. (Requires Verific.)\n");
log("Check verific command for more information about supported commands in file.\n");
log("\n");
log("\n");
log(" read -define <macro>[=<value>]..\n");