riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Improve style in `passes/sat/qbfsat.cc`.

This commit is contained in:
Alberto Gonzalez 2020-04-01 22:19:24 +00:00
parent 1db73e8dd2
commit 0ca3a8e94f
No known key found for this signature in database
GPG Key ID: 8395A8BA109708B2
1 changed files with 2 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
passes/sat/qbfsat.cc
View File

@ -227,14 +227,13 @@ void assume_miter_outputs(RTLIL::Module *module) {
if (wires_to_assume.size() == 0)
return;
else {
log("Adding $assume cell for outputs: ");
log("Adding $assume cell for output(s): ");
for (auto w : wires_to_assume)
log("\"%s\" ", w->name.c_str());
log("\n");
}
unsigned long i = 0;
while (wires_to_assume.size() > 1) {
for(auto i = 0; wires_to_assume.size() > 1; ++i) {
std::vector<RTLIL::Wire *> buf;
for (auto j = 0; j + 1 < GetSize(wires_to_assume); j += 2) {
std::stringstream strstr; strstr << i << "_" << j;
@ -245,7 +244,6 @@ void assume_miter_outputs(RTLIL::Module *module) {
if (wires_to_assume.size() % 2 == 1)
buf.push_back(wires_to_assume[wires_to_assume.size() - 1]);
wires_to_assume.swap(buf);
++i;
}
#ifndef NDEBUG