riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #3443 from YosysHQ/micko/resetall_undefineall 

resetall does not affect text defines, but undefineall does
This commit is contained in:
Miodrag Milanović 2022-08-10 14:37:36 +02:00 committed by GitHub
parent 51f67e55f2 b76c72056b
commit 0b0e01e211
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
frontends/verilog/preproc.cc
View File

@ -961,6 +961,11 @@ frontend_verilog_preproc(std::istream &f,
}
if (tok == "`resetall") {
default_nettype_wire = true;
continue;
}
if (tok == "`undefineall" && sv_mode) {
defines.clear();
global_defines_cache.clear();
continue;