riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Clean up manual casting. 

Co-Authored-By: David Shah <dave@ds0.me>
This commit is contained in:
Alberto Gonzalez 2020-03-27 16:44:05 +00:00
parent acf96b6b0b
commit 09b2264837
No known key found for this signature in database
GPG Key ID: 8395A8BA109708B2
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
passes/sat/qbfsat.cc
View File

@ -137,7 +137,7 @@ void specialize_from_file(RTLIL::Module *module, const std::string &file) {
RTLIL::Wire *wire = module->wire(hole_name); RTLIL::Wire *wire = module->wire(hole_name);
#ifndef NDEBUG #ifndef NDEBUG
log_assert(wire != nullptr); log_assert(wire != nullptr);
log_assert(wire->width > 0 && hole_value.size() == static_cast<unsigned long>(wire->width)); log_assert(wire->width > 0 && GetSize(hole_value) == wire->width);
#endif #endif
log("Specializing %s from file with %s = %d'b%s.\n", module->name.c_str(), hole_name.c_str(), wire->width, hole_value.c_str()); log("Specializing %s from file with %s = %d'b%s.\n", module->name.c_str(), hole_name.c_str(), wire->width, hole_value.c_str());
@ -165,7 +165,7 @@ void specialize(RTLIL::Module *module, const QbfSolutionType &sol) {
RTLIL::Wire *wire = module->wire(hole_name); RTLIL::Wire *wire = module->wire(hole_name);
#ifndef NDEBUG #ifndef NDEBUG
log_assert(wire != nullptr); log_assert(wire != nullptr);
log_assert(wire->width > 0 && hole_value.size() == static_cast<unsigned long>(wire->width)); log_assert(wire->width > 0 && GetSize(hole_value) == wire->width);
#endif #endif
log("Specializing %s with %s = %d'b%s.\n", module->name.c_str(), hole_name.c_str(), wire->width, hole_value.c_str()); log("Specializing %s with %s = %d'b%s.\n", module->name.c_str(), hole_name.c_str(), wire->width, hole_value.c_str());