riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added AstNode::asInt()

This commit is contained in:
Clifford Wolf 2014-08-21 17:11:51 +02:00
parent 490d7a5bf2
commit 085c8e873d
3 changed files with 24 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

23
frontends/ast/ast.cc
View File

@ -792,9 +792,30 @@ int AstNode::isConst()
return 0;
}
uint64_t AstNode::asInt(bool is_signed)
{
if (type == AST_CONSTANT)
{
RTLIL::Const v = bitsAsConst(64, is_signed);
uint64_t ret = 0;
for (int i = 0; i < 64; i++)
if (v.bits.at(i) == RTLIL::State::S1)
ret |= uint64_t(1) << i;
return ret;
}
if (type == AST_REALVALUE)
return realvalue;
log_abort();
}
double AstNode::asReal(bool is_signed)
{
if (type == AST_CONSTANT) {
if (type == AST_CONSTANT)
{
RTLIL::Const val(bits);
bool is_negative = is_signed && val.bits.back() == RTLIL::State::S1;

1
frontends/ast/ast.h
View File

@ -247,6 +247,7 @@ namespace AST
RTLIL::Const bitsAsConst(int width = -1);
RTLIL::Const asAttrConst();
RTLIL::Const asParaConst();
uint64_t asInt(bool is_signed);
bool bits_only_01();
bool asBool();

2
frontends/ast/dpicall.cc
View File

@ -30,7 +30,7 @@ AST::AstNode *AST::dpi_call(const std::string &rtype, const std::string &fname,
if (argtypes[i] == "real" || argtypes[i] == "shortreal")
log(" arg %d (%s): %f\n", i, argtypes[i].c_str(), args[i]->asReal(args[i]->is_signed));
else
log(" arg %d (%s): %d\n", i, argtypes[i].c_str(), args[i]->bitsAsConst().as_int());
log(" arg %d (%s): %lld\n", i, argtypes[i].c_str(), (long long)args[i]->asInt(args[i]->is_signed));
if (rtype == "real" || rtype == "shortreal") {
newNode = new AstNode(AST_REALVALUE);