riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix mingw compile issue (maybe.. I can't test it)

This commit is contained in:
Clifford Wolf 2017-02-23 13:59:02 +01:00
parent 34d4e72132
commit 0822b21844
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
kernel/calc.cc
View File

@ -291,7 +291,7 @@ static RTLIL::Const const_shift_worker(const RTLIL::Const &arg1, const RTLIL::Co
BigInteger pos = BigInteger(i) + offset;
if (pos < 0)
result.bits[i] = RTLIL::State::S0;
else if (pos >= arg1.bits.size())
else if (pos >= BigInteger(arg1.bits.size()))
result.bits[i] = sign_ext ? arg1.bits.back() : RTLIL::State::S0;
else
result.bits[i] = arg1.bits[pos.toInt()];
@ -342,7 +342,7 @@ static RTLIL::Const const_shift_shiftx(const RTLIL::Const &arg1, const RTLIL::Co
for (int i = 0; i < result_len; i++) {
BigInteger pos = BigInteger(i) + offset;
if (pos < 0 || pos >= arg1.bits.size())
if (pos < 0 || pos >= BigInteger(arg1.bits.size()))
result.bits[i] = other_bits;
else
result.bits[i] = arg1.bits[pos.toInt()];