riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

xilinx_srl now copes with word-level flops $dff{,e}

This commit is contained in:
Eddie Hung 2019-08-23 12:22:46 -07:00
parent 18b64609c2
commit 08139aa53a
1 changed files with 3 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
techlibs/xilinx/synth_xilinx.cc
View File

@ -265,9 +265,8 @@ struct SynthXilinxPass : public ScriptPass
if (widemux > 0 || help_mode) if (widemux > 0 || help_mode)
run("muxpack", " ('-widemux' only)"); run("muxpack", " ('-widemux' only)");
// shregmap -tech xilinx can cope with $shiftx and $mux // xilinx_srl looks for $shiftx cells for identifying variable-length
// cells for identifying variable-length shift registers, // shift registers, so attempt to convert $pmux-es to this
// so attempt to convert $pmux-es to the former
// Also: wide multiplexer inference benefits from this too // Also: wide multiplexer inference benefits from this too
if (!(nosrl && widemux == 0) || help_mode) { if (!(nosrl && widemux == 0) || help_mode) {
run("pmux2shiftx", "(skip if '-nosrl' and '-widemux=0')"); run("pmux2shiftx", "(skip if '-nosrl' and '-widemux=0')");
@ -349,12 +348,8 @@ struct SynthXilinxPass : public ScriptPass
} }
run("opt -full"); run("opt -full");
if (!nosrl || help_mode) { if (!nosrl || help_mode)
// shregmap operates on bit-level flops, not word-level,
// so break those down here
run("simplemap t:$dff t:$dffe", " (skip if '-nosrl')");
run("xilinx_srl -variable -minlen 3", "(skip if '-nosrl')"); run("xilinx_srl -variable -minlen 3", "(skip if '-nosrl')");
}
std::string techmap_args = " -map +/techmap.v"; std::string techmap_args = " -map +/techmap.v";
if (help_mode) if (help_mode)