riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed typo in tests/simple/arraycells.v

This commit is contained in:
Clifford Wolf 2017-01-04 12:39:01 +01:00
parent ed812ea39c
commit 080004b19a
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tests/simple/arraycells.v
View File

@ -2,7 +2,7 @@
module array_test001(a, b, c, y);
input a;
input [31:0] b, c;
input [31:0] y;
output [31:0] y;
aoi12 p [31:0] (a, b, c, y);
endmodule