riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

appnote 012 fix

This commit is contained in:
Clifford Wolf 2015-04-04 15:13:35 +02:00
parent 1d5d1f79f9
commit 0737bf5fb8
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
manual/APPNOTE_012_Verilog_to_BTOR.tex
View File

@ -189,8 +189,8 @@ unsat
\caption{Running boolector on BTOR file} \caption{Running boolector on BTOR file}
\end{figure} \end{figure}
We can also use nuXmv~\cite{nuxmv}, but on BTOR designs it does We can also use nuXmv~\cite{nuxmv}, but on BTOR designs it does not
support memories. With the next release of nuXmv, we will be also support memories yet. With the next release of nuXmv, we will be also
able to verify designs with memories. able to verify designs with memories.
\section{Detailed Flow} \section{Detailed Flow}