riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixes in fsm detect/extract for better detection of non-fsm circuits

This commit is contained in:
Clifford Wolf 2013-12-06 12:53:20 +01:00
parent 8311492475
commit 06d96e8fcf
2 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/fsm/fsm_detect.cc
View File

@ -161,7 +161,7 @@ struct FsmDetectPass : public Pass {
sig_at_port.clear();
for (auto &cell_it : module->cells)
for (auto &conn_it : cell_it.second->connections) {
if (ct.cell_output(cell_it.second->type, conn_it.first)) {
if (ct.cell_output(cell_it.second->type, conn_it.first) || !ct.cell_known(cell_it.second->type)) {
RTLIL::SigSpec sig = conn_it.second;
assign_map.apply(sig);
sig2driver.insert(sig, sig2driver_entry_t(cell_it.second, conn_it.first));

6
passes/fsm/fsm_extract.cc
View File

@ -144,8 +144,8 @@ static void find_transitions(ConstEval &ce, ConstEval &ce_nostop, FsmData &fsm_d
return;
}
assert(undef.width > 0);
assert(ce.stop_signals.check_all(undef));
log_assert(undef.width > 0);
log_assert(ce.stop_signals.check_all(undef));
undef = undef.extract(0, 1);
constval = undef;
@ -361,7 +361,7 @@ struct FsmExtractPass : public Pass {
sig2trigger.clear();
for (auto &cell_it : module->cells)
for (auto &conn_it : cell_it.second->connections) {
if (ct.cell_output(cell_it.second->type, conn_it.first)) {
if (ct.cell_output(cell_it.second->type, conn_it.first) || !ct.cell_known(cell_it.second->type)) {
RTLIL::SigSpec sig = conn_it.second;
assign_map.apply(sig);
sig2driver.insert(sig, sig2driver_entry_t(cell_it.first, conn_it.first));