riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Made examples/smtbmc/demo1.v more interesting

This commit is contained in:
Clifford Wolf 2016-09-02 13:54:24 +02:00
parent 948aac9e1e
commit 068d5bc02f
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
examples/smtbmc/demo1.v
View File

@ -9,7 +9,7 @@ module demo1(input clk, input addtwo, output iseven);
`ifdef FORMAL `ifdef FORMAL
assert property (cnt != 15); assert property (cnt != 15);
initial assume (!cnt[3] && !cnt[0]); initial assume (!cnt[2]);
`endif `endif
endmodule endmodule