riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

read_aiger: $lut prefix in front

This commit is contained in:
Eddie Hung 2020-01-15 14:31:32 -08:00
parent ffd6f54f92
commit 05c8858a90
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
frontends/aiger/aigerparse.cc
View File

@ -1001,9 +1001,9 @@ void AigerReader::post_process()
if (cell->type != "$lut") continue; if (cell->type != "$lut") continue;
auto y_port = cell->getPort("\\Y").as_bit(); auto y_port = cell->getPort("\\Y").as_bit();
if (y_port.wire->width == 1) if (y_port.wire->width == 1)
module->rename(cell, stringf("%s$lut", y_port.wire->name.c_str())); module->rename(cell, stringf("$lut%s", y_port.wire->name.c_str()));
else else
module->rename(cell, stringf("%s[%d]$lut", y_port.wire->name.c_str(), y_port.offset)); module->rename(cell, stringf("$lut%s[%d]", y_port.wire->name.c_str(), y_port.offset));
} }
} }