riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix the help message of synth_quicklogic.

This commit is contained in:
Xing GUO 2022-01-30 22:10:05 +08:00
parent 07a657fb0c
commit 0520e99968
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
techlibs/quicklogic/synth_quicklogic.cc
View File

@ -225,8 +225,8 @@ struct SynthQuickLogicPass : public ScriptPass {
}
if (check_label("verilog")) {
if (!verilog_file.empty()) {
run("write_verilog -noattr -nohex " + verilog_file);
if (!verilog_file.empty() || help_mode) {
run(stringf("write_verilog -noattr -nohex %s", help_mode ? "<file-name>" : verilog_file.c_str()));
}
}
}