riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed memory corruption in "opt_reduce" pass

This commit is contained in:
Clifford Wolf 2014-07-25 12:49:51 +02:00
parent c4e4f79a2a
commit 0520bfea89
1 changed files with 7 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
passes/opt/opt_reduce.cc
View File

@ -312,12 +312,14 @@ struct OptReduceWorker
// merge identical inputs on $mux and $pmux cells
for (auto &cell_it : module->cells)
{
RTLIL::Cell *cell = cell_it.second;
if ((cell->type != "$mux" && cell->type != "$pmux" && cell->type != "$safe_pmux") || !design->selected(module, cell))
continue;
std::vector<RTLIL::Cell*> cells;
for (auto &it : module->cells)
if ((it.second->type == "$mux" || it.second->type == "$pmux" || it.second->type == "$safe_pmux") && design->selected(module, it.second))
cells.push_back(it.second);
for (auto cell : cells)
{
// this optimization is to aggressive for most coarse-grain applications.
// but we always want it for multiplexers driving write enable ports.
if (do_fine || mem_wren_sigs.check_any(assign_map(cell->connections.at("\\Y"))))