mirror of https://github.com/YosysHQ/yosys.git
Add missing changelog item
This commit is contained in:
parent
598f51c6a1
commit
051b234df6
|
@ -21,6 +21,7 @@ Yosys 0.10 .. Yosys 0.10-dev
|
|||
- Importer support for PRIM_BUFIF1
|
||||
- Option to use Verific without VHDL support
|
||||
- Importer support for {PRIM,WIDE_OPER}_DLATCH{,RS}
|
||||
- Added -cfg option for getting/setting Verific runtime flags
|
||||
|
||||
Yosys 0.9 .. Yosys 0.10
|
||||
--------------------------
|
||||
|
|
Loading…
Reference in New Issue