riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Remove unnecessary keep attributes

This commit is contained in:
David Shah 2017-11-18 17:53:21 +00:00
parent 8ae73e60e2
commit 0505f1043c
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
techlibs/ice40/cells_sim.v
View File

@ -883,7 +883,7 @@ module SB_WARMBOOT (
endmodule
// UltraPlus feature cells
(* blackbox, keep *)
(* blackbox *)
module SB_MAC16 (
input CLK,
input CE,
@ -935,7 +935,7 @@ parameter A_SIGNED = 1'b0;
parameter B_SIGNED = 1'b0;
endmodule
(* blackbox, keep *)
(* blackbox *)
module SB_SPRAM256KA(
input [13:0] ADDRESS,
input [15:0] DATAIN,
@ -950,7 +950,7 @@ module SB_SPRAM256KA(
);
endmodule
(* blackbox, keep *)
(* blackbox *)
module SB_HFOSC(
input CLKHFPU,
input CLKHFEN,
@ -959,7 +959,7 @@ module SB_HFOSC(
parameter CLKHF_DIV = "0b00";
endmodule
(* blackbox, keep *)
(* blackbox *)
module SB_LFOSC(
input CLKLFPU,
input CLKLFEN,
@ -967,7 +967,7 @@ module SB_LFOSC(
);
endmodule
(* blackbox, keep *)
(* blackbox *)
module SB_RGBA_DRV(
input CURREN,
input RGBLEDEN,