riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed show command for constant assignments

This commit is contained in:
Clifford Wolf 2013-05-23 08:22:44 +02:00
parent 3b8882ae49
commit 04996657c8
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
kernel/show.cc
View File

@ -317,12 +317,12 @@ struct ShowWorker
{ {
bool found_lhs_wire = false; bool found_lhs_wire = false;
for (auto &c : conn.first.chunks) { for (auto &c : conn.first.chunks) {
if (c.wire != NULL && design->selected_member(module->name, c.wire->name)) if (c.wire == NULL || design->selected_member(module->name, c.wire->name))
found_lhs_wire = true; found_lhs_wire = true;
} }
bool found_rhs_wire = false; bool found_rhs_wire = false;
for (auto &c : conn.second.chunks) { for (auto &c : conn.second.chunks) {
if (c.wire != NULL && design->selected_member(module->name, c.wire->name)) if (c.wire == NULL || design->selected_member(module->name, c.wire->name))
found_rhs_wire = true; found_rhs_wire = true;
} }
if (!found_lhs_wire || !found_rhs_wire) if (!found_lhs_wire || !found_rhs_wire)