riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

opt_lut: Remove leftover `-dlogic` help

This commit is contained in:
Martin Povišer 2024-02-08 17:47:21 +01:00
parent 66479a2232
commit 043f1e2bcb
1 changed files with 0 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
passes/opt/opt_lut.cc
View File

@ -529,12 +529,6 @@ struct OptLutPass : public Pass {
log("\n"); log("\n");
log("This pass combines cascaded $lut cells with unused inputs.\n"); log("This pass combines cascaded $lut cells with unused inputs.\n");
log("\n"); log("\n");
log(" -dlogic <type>:<cell-port>=<LUT-input>[:<cell-port>=<LUT-input>...]\n");
log(" preserve connections to dedicated logic cell <type> that has ports\n");
log(" <cell-port> connected to LUT inputs <LUT-input>. this includes\n");
log(" the case where both LUT and dedicated logic input are connected to\n");
log(" the same constant.\n");
log("\n");
log(" -tech ice40\n"); log(" -tech ice40\n");
log(" treat the design as a LUT-mapped circuit for the iCE40 architecture\n"); log(" treat the design as a LUT-mapped circuit for the iCE40 architecture\n");
log(" and preserve connections to SB_CARRY as appropriate\n"); log(" and preserve connections to SB_CARRY as appropriate\n");