riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Added support for "keep" attribute to abc pass

This commit is contained in:
Clifford Wolf 2014-02-08 14:25:29 +01:00
parent 82c98bbbe6
commit 03ee63ff80
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/abc/abc.cc
View File

@ -447,7 +447,7 @@ static void abc_module(RTLIL::Design *design, RTLIL::Module *current_module, std
extract_cell(c);
for (auto &wire_it : module->wires) {
if (wire_it.second->port_id > 0)
if (wire_it.second->port_id > 0 || wire_it.second->get_bool_attribute("\\keep"))
mark_port(RTLIL::SigSpec(wire_it.second));
}