riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

holes_module to be whitebox

This commit is contained in:
Eddie Hung 2019-12-30 18:46:22 -08:00
parent 65baefecd3
commit 0317a2b476
1 changed files with 10 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
passes/techmap/abc9_ops.cc
View File

@ -434,6 +434,8 @@ void prep_holes(RTLIL::Module *module)
holes_design->modules_.erase(holes_module->name); holes_design->modules_.erase(holes_module->name);
holes_module->design = design; holes_module->design = design;
holes_module->set_bool_attribute(ID::whitebox);
log_pop(); log_pop();
} }
@ -480,6 +482,14 @@ struct Abc9PrepPass : public Pass {
extra_args(args, argidx, design); extra_args(args, argidx, design);
for (auto mod : design->selected_modules()) { for (auto mod : design->selected_modules()) {
if (mod->get_blackbox_attribute())
continue;
if (mod->processes.size() > 0) {
log("Skipping module %s as it contains processes.\n", log_id(mod));
continue;
}
if (break_scc_mode) if (break_scc_mode)
break_scc(mod); break_scc(mod);
if (unbreak_scc_mode) if (unbreak_scc_mode)