riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Handle latch symbols too

This commit is contained in:
Eddie Hung 2019-02-08 08:05:27 -08:00
parent 5a593ff41c
commit 02f603ac1a
1 changed files with 1 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
frontends/aiger/aigerparse.cc
View File

@ -186,7 +186,7 @@ static void parse_aiger_ascii(RTLIL::Design *design, std::istream &f, std::strin
std::string s; std::string s;
for (int c = f.peek(); c != EOF; c = f.peek(), ++line_count) { for (int c = f.peek(); c != EOF; c = f.peek(), ++line_count) {
if (c == 'i' || c == 'o') { if (c == 'i' || c == 'l' || c == 'o') {
f.ignore(1); f.ignore(1);
if (!(f >> l1 >> s)) if (!(f >> l1 >> s))
log_error("Line %d cannot be interpreted as a symbol entry!\n", line_count); log_error("Line %d cannot be interpreted as a symbol entry!\n", line_count);
@ -202,8 +202,6 @@ static void parse_aiger_ascii(RTLIL::Design *design, std::istream &f, std::strin
module->rename(wire, stringf("\\%s", s.c_str())); module->rename(wire, stringf("\\%s", s.c_str()));
} }
else if (c == 'l') {
}
else if (c == 'b' || c == 'j' || c == 'f') { else if (c == 'b' || c == 'j' || c == 'f') {
// TODO // TODO
} }