riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

script -select -> script -scriptwire

This commit is contained in:
Eddie Hung 2019-07-02 08:17:26 -07:00
parent 6282a67332
commit 02ba85b133
2 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
CHANGELOG
View File

@ -12,7 +12,7 @@ Yosys 0.9 .. Yosys 0.9-dev
- Added "synth_xilinx -abc9" (experimental)
- Added "synth_ice40 -abc9" (experimental)
- Added "synth -abc9" (experimental)
- Added "script -select"
- Added "script -scriptwire
Yosys 0.8 .. Yosys 0.8-dev

10
kernel/yosys.cc
View File

@ -1259,7 +1259,7 @@ struct ScriptCmdPass : public Pass {
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
log("\n");
log(" script <filename> [<from_label>:<to_label>]\n");
log(" script -select [selection]\n");
log(" script -scriptwire [selection]\n");
log("\n");
log("This command executes the yosys commands in the specified file (default\n");
log("behaviour), or commands embedded in the constant text value connected to the\n");
@ -1276,17 +1276,17 @@ struct ScriptCmdPass : public Pass {
}
void execute(std::vector<std::string> args, RTLIL::Design *design) YS_OVERRIDE
{
bool select_mode = false;
bool scriptwire = false;
size_t argidx;
for (argidx = 1; argidx < args.size(); argidx++) {
if (args[argidx] == "-select") {
select_mode = true;
if (args[argidx] == "-scriptwire") {
scriptwire = true;
continue;
}
break;
}
if (select_mode) {
if (scriptwire) {
extra_args(args, argidx, design);
for (auto mod : design->selected_modules())