riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Merge pull request #4753 from akashlevy/write_verilog_port_dump_fix 

`write_verilog`: Fix `O(N^2)` port dumping to `O(N)`
This commit is contained in:
Martin Povišer 2024-11-17 23:42:23 +01:00 committed by GitHub
parent 81011ad926 ace558e90c
commit 020dd0a9e7
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 8 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
backends/verilog/verilog_backend.cc
View File

@ -2332,19 +2332,15 @@ void dump_module(std::ostream &f, std::string indent, RTLIL::Module *module)
dump_attributes(f, indent, module->attributes, "\n", /*modattr=*/true); dump_attributes(f, indent, module->attributes, "\n", /*modattr=*/true);
f << stringf("%s" "module %s(", indent.c_str(), id(module->name, false).c_str()); f << stringf("%s" "module %s(", indent.c_str(), id(module->name, false).c_str());
bool keep_running = true;
int cnt = 0; int cnt = 0;
for (int port_id = 1; keep_running; port_id++) { for (auto port : module->ports) {
keep_running = false; Wire *wire = module->wire(port);
for (auto wire : module->wires()) { if (wire) {
if (wire->port_id == port_id) { if (port != module->ports[0])
if (port_id != 1) f << stringf(", ");
f << stringf(", "); f << stringf("%s", id(wire->name).c_str());
f << stringf("%s", id(wire->name).c_str()); if (cnt==20) { f << stringf("\n"); cnt = 0; } else cnt++;
keep_running = true; continue;
if (cnt==20) { f << stringf("\n"); cnt = 0; } else cnt++;
continue;
}
} }
} }
f << stringf(");\n"); f << stringf(");\n");