riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Removed date from auto-generated passes/techmap/stdcells.inc

This commit is contained in:
Clifford Wolf 2013-03-18 07:32:33 +01:00
parent 52914c2e68
commit 020a35d11e
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
passes/techmap/Makefile.inc
View File

@ -3,8 +3,7 @@ GENFILES += passes/techmap/stdcells.inc
OBJS += passes/techmap/techmap.o OBJS += passes/techmap/techmap.o
passes/techmap/stdcells.inc: techlibs/stdcells.v passes/techmap/stdcells.inc: techlibs/stdcells.v
echo -n "// autogenerated from $< on " > $@.new echo "// autogenerated from $<" > $@.new
LANG=C date >> $@.new
od -v -td1 -w1 $< | awk 'BEGIN { print "static char stdcells_code[] = {"; } $$2 != "" { print $$2 ","; } \ od -v -td1 -w1 $< | awk 'BEGIN { print "static char stdcells_code[] = {"; } $$2 != "" { print $$2 ","; } \
END { print 0 "};"; }' | fmt >> $@.new END { print 0 "};"; }' | fmt >> $@.new
mv $@.new $@ mv $@.new $@