riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

opt_expr: reduce mostly harmless warning to log

This commit is contained in:
Emil J. Tywoniak 2024-06-25 20:18:49 +02:00
parent fa4a2b6b0d
commit 01f332e750
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
passes/opt/opt_expr.cc
View File

@ -513,8 +513,9 @@ void replace_const_cells(RTLIL::Design *design, RTLIL::Module *module, bool cons
}
if (!cells.sort()) {
// There might be a combinational loop, or there might be constants on the output of cells. Either way 'check' will find out more.
log_warning("Unable to topologically sort combinational cells, there must be an issue with the design. Run 'check' to see what the issue is.\n");
// There might be a combinational loop, or there might be constants on the output of cells. 'check' may find out more.
// ...unless this is a coarse-grained cell loop, but not a bit loop, in which case it won't, and all is good.
log("Couldn't topologically sort cells, Yosys performance may be degraded.\nRunning 'check' is recommended.\n");
}
for (auto cell : cells.sorted)