riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

SigMap performance improvement

This commit is contained in:
Clifford Wolf 2016-02-01 10:10:20 +01:00
parent ea492abcf0
commit 01bcc5663f
1 changed files with 7 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
kernel/sigtools.h
View File

@ -242,7 +242,13 @@ struct SigMap
void set(RTLIL::Module *module) void set(RTLIL::Module *module)
{ {
clear(); int bitcount = 0;
for (auto &it : module->connections())
bitcount += it.first.size();
database.clear();
database.reserve(bitcount);
for (auto &it : module->connections()) for (auto &it : module->connections())
add(it.first, it.second); add(it.first, it.second);
} }