riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Early wire/reg/parameter width calculation in ast/simplify

This commit is contained in:
Clifford Wolf 2013-11-24 19:40:23 +01:00
parent 620b7c900a
commit 019b301541
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
frontends/ast/simplify.cc
View File

@ -212,6 +212,11 @@ bool AstNode::simplify(bool const_fold, bool at_zero, bool in_lvalue, int stage,
current_scope[node->str] = node;
}
}
for (size_t i = 0; i < children.size(); i++) {
AstNode *node = children[i];
if (node->type == AST_PARAMETER || node->type == AST_LOCALPARAM || node->type == AST_WIRE || node->type == AST_AUTOWIRE)
while (node->simplify(true, false, false, 1, -1, false)) { }
}
}
auto backup_current_block = current_block;