riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Docs: Add gate_other page 

Drop word_other block since it raises a warning, which will cause the RTDs build to fail.
This commit is contained in:
Krystine Sherwin 2024-09-03 12:03:57 +12:00
parent 5473b60aec
commit 00050833ef
No known key found for this signature in database
3 changed files with 10 additions and 19 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
docs/source/cell/gate_other.rst Normal file
View File

@ -0,0 +1,8 @@
Other gate-level cells
----------------------
.. autocellgroup:: gate_other
:caption: Other gate-level cells
:members:
:source:
:linenos:

12
docs/source/cell_gate.rst
View File

@ -23,14 +23,4 @@ file via ABC using the abc pass.
/cell/gate_comb_combined /cell/gate_comb_combined
/cell/gate_reg_ff /cell/gate_reg_ff
/cell/gate_reg_latch /cell/gate_reg_latch
/cell/gate_other
.. TODO:: Find a home for `$_TBUF_`
.. this should raise a warning, otherwise there are gate-level cells without a
'group' tag
.. autocellgroup:: gate_other
:caption: Other gate-level cells
:members:
:source:
:linenos:

9
docs/source/cell_word.rst
View File

@ -29,11 +29,4 @@ Simulation models for the RTL cells can be found in the file
/cell/word_debug /cell/word_debug
/cell/word_wire /cell/word_wire
.. this should raise a warning, otherwise there are word-level cells without a .. todo:: Add check for unexpected ``word_other`` cells
'group' tag
.. autocellgroup:: word_other
:caption: Other word-level cells
:members:
:source:
:linenos: