mirror of https://github.com/YosysHQ/yosys.git
4 lines
48 B
Verilog
4 lines
48 B
Verilog
|
module a;
|
||
|
|
parameter integer real x=0;
|
||
|
|
endmodule
|