mirror of https://github.com/YosysHQ/yosys.git
40 lines
737 B
TeX
40 lines
737 B
TeX
|
|
||
|
|
\section{Introduction}
|
||
|
|
|
||
|
|
\begin{frame}
|
||
|
|
\sectionpage
|
||
|
|
\end{frame}
|
||
|
|
|
||
|
|
\subsection{Representations of (digital) Circuits}
|
||
|
|
|
||
|
|
\begin{frame}{\subsecname}
|
||
|
|
\begin{itemize}
|
||
|
|
\item Graphical
|
||
|
|
\begin{itemize}
|
||
|
|
\item \alert<1>{Schematic Diagram}
|
||
|
|
\item \alert<2>{Physical Layout}
|
||
|
|
\end{itemize}
|
||
|
|
\bigskip
|
||
|
|
\item Non-graphical
|
||
|
|
\begin{itemize}
|
||
|
|
\item \alert<3>{Netlists}
|
||
|
|
\item \alert<4>{Hardware Description Language}
|
||
|
|
\end{itemize}
|
||
|
|
\end{itemize}
|
||
|
|
\bigskip
|
||
|
|
\begin{block}{Definition}
|
||
|
|
\only<1>{Schematic Diagrams are ...}
|
||
|
|
\only<2>{Physical Layouts are ...}
|
||
|
|
\only<3>{Netlists are ...}
|
||
|
|
\only<4>{Hardware Description Languages are ...}
|
||
|
|
\end{block}
|
||
|
|
\end{frame}
|
||
|
|
|
||
|
|
|
||
|
|
\subsection{Digital Circuit Synthesis}
|
||
|
|
|
||
|
|
\begin{frame}{\subsecname}
|
||
|
|
\end{frame}
|
||
|
|
|
||
|
|
|