yosys/tests/hana/test_simulation_always_29_t...

10 lines
134 B
Coq
Raw Normal View History

2013-01-05 04:13:26 -06:00
module test(input in, output reg [1:0] out);
always @(in)
begin
out = in;
out = out + in;
end
endmodule