yosys/tests/hana/test_simulation_always_23_t...

15 lines
313 B
Coq
Raw Normal View History

2013-01-05 04:13:26 -06:00
module MyCounter (clock, preset, updown, presetdata, counter);
input clock, preset, updown;
input [1: 0] presetdata;
output reg [1:0] counter;
always @(posedge clock)
if(preset)
counter <= presetdata;
else
if(updown)
counter <= counter + 1;
else
counter <= counter - 1;
endmodule